mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 11:42:30 +00:00
3 lines
83 B
Verilog
3 lines
83 B
Verilog
module sub #(parameter d=1) (input in, output out);
|
|
assign out = in;
|
|
endmodule
|