mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
Add test for bug 3462
This commit is contained in:
parent
4bc1e1d1f1
commit
5b5fe76966
12
tests/various/bug3462.ys
Normal file
12
tests/various/bug3462.ys
Normal file
|
@ -0,0 +1,12 @@
|
|||
read_verilog <<EOT
|
||||
module top();
|
||||
wire array[0:0];
|
||||
wire out;
|
||||
sub #(.d(1)) inst(
|
||||
.in(array[0]),
|
||||
.out(out)
|
||||
);
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
hierarchy -top top -libdir .
|
3
tests/various/sub.v
Normal file
3
tests/various/sub.v
Normal file
|
@ -0,0 +1,3 @@
|
|||
module sub #(parameter d=1) (input in, output out);
|
||||
assign out = in;
|
||||
endmodule
|
Loading…
Reference in a new issue