3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-08 15:12:21 +00:00
yosys/tests
2026-08-05 12:57:56 +02:00
..
aiger
alumacc Code cleanup 2026-08-04 17:18:22 +02:00
arch Code cleanup 2026-08-04 17:18:22 +02:00
arith_tree End of file fix 2026-06-23 07:23:41 +02:00
asicworld Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
bind
blif
bram Add initial codecov support 2026-07-10 12:19:59 +02:00
bugpoint Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
check_mem
cxxrtl Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
errors End of file fix 2026-06-23 07:23:41 +02:00
fmt
fsm
functional Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
hana Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
liberty Add scl caching test. 2026-07-10 14:52:06 +02:00
lut
memfile
memlib Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
memories Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
opt Improve test coverage. 2026-08-05 12:57:56 +02:00
opt_share
peepopt
proc Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
pyosys End of file fix 2026-06-23 07:23:41 +02:00
realmath
rpc
rtlil Testcases for new truncation checks 2026-07-10 14:37:19 +02:00
sat Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
sdc Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
select
share
sim Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
simple End of file fix 2026-06-23 07:23:41 +02:00
simple_abc9
smv End of file fix 2026-06-23 07:23:41 +02:00
sva End of file fix 2026-06-23 07:23:41 +02:00
svinterfaces
svtypes Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
symfpu Code cleanup 2026-08-04 17:18:22 +02:00
techmap Code cleanup 2026-08-04 17:18:22 +02:00
tools End of file fix 2026-06-23 07:23:41 +02:00
unit Merge pull request #6007 from YosysHQ/nella/fix-shift-fold 2026-07-24 08:17:11 +00:00
various Code cleanup 2026-08-04 17:18:22 +02:00
verific Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
verilog Rm. 2026-07-07 04:03:17 +02:00
vloghtb End of file fix 2026-06-23 07:23:41 +02:00
write_verilog
xprop
.gitignore
common.mk
gen_tests_makefile.py
Makefile symfpu: Add flags 2026-07-15 14:50:25 +12:00
pass-fuzzing.md Remove trailing whitespaces 2026-06-23 07:24:59 +02:00