mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
9 lines
92 B
Plaintext
9 lines
92 B
Plaintext
read_verilog <<EOF
|
|
module top;
|
|
wire a;
|
|
wire b;
|
|
assign a = b;
|
|
endmodule
|
|
EOF
|
|
delete w:a
|