mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 18:45:34 +00:00
rtlil: Add wire deletion test
This commit is contained in:
parent
c035289383
commit
ea3dc7c1b4
1 changed files with 8 additions and 0 deletions
8
tests/various/bug4082.ys
Normal file
8
tests/various/bug4082.ys
Normal file
|
@ -0,0 +1,8 @@
|
|||
read_verilog <<EOF
|
||||
module top;
|
||||
wire a;
|
||||
wire b;
|
||||
assign a = b;
|
||||
endmodule
|
||||
EOF
|
||||
delete w:a
|
Loading…
Add table
Add a link
Reference in a new issue