mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-20 14:20:32 +00:00
This fixes inefficient LUT RAM usage for memories with one write and two read ports (commonly used as register files). |
||
|---|---|---|
| .. | ||
| achronix | ||
| anlogic | ||
| common | ||
| coolrunner2 | ||
| easic | ||
| ecp5 | ||
| efinix | ||
| gowin | ||
| greenpak4 | ||
| ice40 | ||
| intel | ||
| sf2 | ||
| xilinx | ||
| .gitignore | ||