mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
xilinx: use RAM32M/RAM64M for memories with two read ports
This fixes inefficient LUT RAM usage for memories with one write and two read ports (commonly used as register files).
This commit is contained in:
parent
00fba62711
commit
b44d0e041f
|
@ -153,7 +153,7 @@ endmatch
|
|||
|
||||
match $__XILINX_RAM32X2Q
|
||||
min bits 5
|
||||
min rports 3
|
||||
min rports 2
|
||||
min wports 1
|
||||
make_outreg
|
||||
or_next_if_better
|
||||
|
@ -161,7 +161,7 @@ endmatch
|
|||
|
||||
match $__XILINX_RAM64X1Q
|
||||
min bits 5
|
||||
min rports 3
|
||||
min rports 2
|
||||
min wports 1
|
||||
make_outreg
|
||||
endmatch
|
||||
|
|
Loading…
Reference in a new issue