mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

xilinx: use RAM32M/RAM64M for memories with two read ports

Browse source 
This fixes inefficient LUT RAM usage for memories with one write
and two read ports (commonly used as register files).
This commit is contained in:
Marcin Kościelnicki 2020-02-02 11:26:00 +01:00 • committed by Marcelina Kościelnicka
parent 00fba62711
commit b44d0e041f
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/lutrams.txt
View file

@ -153,7 +153,7 @@ endmatch
match $__XILINX_RAM32X2Q
min bits 5
min rports 3
min rports 2
min wports 1
make_outreg
or_next_if_better
@ -161,7 +161,7 @@ endmatch
match $__XILINX_RAM64X1Q
min bits 5
min rports 3
min rports 2
min wports 1
make_outreg
endmatch