mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-29 02:13:50 +00:00
Code Activity
yosys/techlibs
History
Clifford Wolf 516e8828f2 Don't write a 17th memory bit in ice40/cells_sim (by Larry Doolittle)
2015-07-27 22:44:01 +02:00
..
cmos
common
ice40
xilinx
.gitignore