mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
This adds a INIT_FILE attribute to the SB_RAM40_4K blocks that will initialize content from a hex file. Same behavior is imlemented in the simulation model and in a new pass for actual synthesis Signed-off-by: Sylvain Munaut <tnt@246tNt.com> |
||
---|---|---|
.. | ||
tests | ||
.gitignore | ||
arith_map.v | ||
brams.txt | ||
brams_init.py | ||
brams_map.v | ||
cells_map.v | ||
cells_sim.v | ||
ice40_braminit.cc | ||
ice40_ffinit.cc | ||
ice40_ffssr.cc | ||
ice40_opt.cc | ||
ice40_unlut.cc | ||
latches_map.v | ||
Makefile.inc | ||
synth_ice40.cc |