yosys/tests/various/reg_wire_error.ys at ddd6a16ee0606f53d509a64bec930c9bb6ad2102 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-01-09 20:39:00 +00:00

Udi Finkelstein 80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

2018-06-05 18:00:06 +03:00

1 line

35 B

Text

Raw Blame History

read_verilog -sv reg_wire_error.sv