3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 04:56:05 +00:00
yosys/tests/various
2019-12-30 14:56:14 -08:00
..
.gitignore Speed up "make test" and related cleanups 2019-08-17 14:37:07 +02:00
abc9.v Another sloppy mistake! 2019-11-21 16:33:20 -08:00
abc9.ys Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adff 2019-11-21 16:32:52 -08:00
async.sh
async.v Fix tests/various/async FFL test 2019-07-09 22:44:39 +02:00
attrib05_port_conn.v
attrib05_port_conn.ys
attrib07_func_call.v Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog. 2019-06-04 10:42:42 +02:00
attrib07_func_call.ys
bug1462.ys Fix #1462, #1480. 2019-11-19 08:57:39 +01:00
bug1480.ys Fix #1462, #1480. 2019-11-19 08:57:39 +01:00
bug1496.ys Fix #1496. 2019-11-18 04:16:48 +01:00
bug1531.ys Add testcase 2019-12-11 16:52:37 -08:00
chparam.sh
constmsk_test.v
constmsk_test.ys
constmsk_testmap.v
elab_sys_tasks.sv
elab_sys_tasks.ys Initial implementation of elaboration system tasks 2019-05-03 03:10:43 +03:00
equiv_opt_multiclock.ys Add equiv_opt -multiclock 2019-09-11 13:55:59 +01:00
gzip_verilog.v.gz Add support for reading gzip'd input files 2019-07-26 10:23:58 +01:00
gzip_verilog.ys Add support for reading gzip'd input files 2019-07-26 10:23:58 +01:00
hierarchy.sh
hierarchy_defer.ys Expand test with `hierarchy' without -auto-top 2019-09-03 12:17:26 -07:00
mem2reg.ys Do not propagate mem2reg attribute through to result 2019-08-22 16:57:59 -07:00
muxcover.ys
muxpack.v
muxpack.ys Removal of more stat calls from tests 2019-08-18 21:28:45 -07:00
peepopt.ys Use sat -tempinduct and comments for why equiv_opt not sufficient 2019-10-03 11:11:50 -07:00
pmgen_reduce.ys Add test for pmtest_test "reduce" demo pattern 2019-08-17 14:05:10 +02:00
pmux2shiftx.v
pmux2shiftx.ys
reg_wire_error.sv
reg_wire_error.ys
run-test.sh Speed up "make test" and related cleanups 2019-08-17 14:37:07 +02:00
scratchpad.ys add assert option to scratchpad command 2019-12-16 14:00:21 +01:00
script.ys
shregmap.v
shregmap.ys Remove Xilinx test 2019-08-22 16:18:07 -07:00
signext.ys
specify.v
specify.ys
submod_extract.ys
svalways.sh sv: Add tests for SV always types 2019-11-21 21:06:28 +00:00
wreduce.ys Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_adder" 2019-08-12 12:06:45 -07:00
write_gzip.ys Do not use Verific in tests/various/write_gzip.ys 2019-08-16 14:22:46 +02:00