mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-28 10:02:51 +00:00
Code Activity
yosys/backends/edif
History
Clifford Wolf 0ac72e759d Add generation of logic cells to EDIF back-end runtest.py
2017-03-19 14:57:40 +01:00
..
edif.cc Fix EDIF: portRef member 0 is always the MSB bit 2017-03-19 14:53:28 +01:00
Makefile.inc
runtest.py Add generation of logic cells to EDIF back-end runtest.py 2017-03-19 14:57:40 +01:00