Clifford Wolf 3d27c1cc80 Merge pull request #513 from udif/pr_reg_wire_error ... Add error checking for reg/wire/logic misuse - PR now passes 'make test' (plus a new test)		2018-08-15 13:35:41 +02:00
..
asicworld
bram
fsm
hana
memories
realmath
sat
share
simple
smv
sva
techmap
tools
unit
various
vloghtb