mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 03:45:52 +00:00
Code Activity
yosys/passes/proc
History
George Rennie bd2cdd31af proc_dff: refactor inference logic 
* Instead of an ad hoc mix of optimizations and inferences, this tries
  to make it more principled by first extracting a set of asynchronous
  update rules from the process, then optimizing them before lowering
  them to a concrete flip-flop type, preferring simpler ones
2024-11-28 19:03:33 +01:00
..
Makefile.inc Add proc_rom pass. 2022-05-13 00:37:14 +02:00
proc.cc Add proc_rom pass. 2022-05-13 00:37:14 +02:00
proc_arst.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
proc_clean.cc proc_clean: only consider fully-defined switch operands too. 2023-08-12 02:46:31 +02:00
proc_dff.cc proc_dff: refactor inference logic 2024-11-28 19:03:33 +01:00
proc_dlatch.cc proc_dlatch: Include $bwmux among considered mux cells 2024-02-08 00:08:50 +01:00
proc_init.cc rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
proc_memwr.cc rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
proc_mux.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
proc_prune.cc proc_prune: avoid using invalidated iterator 2023-06-21 19:53:08 +10:00
proc_rmdead.cc proc_rmdead: use explicit pattern set when there are no wildcards 2021-07-29 20:55:59 -04:00
proc_rom.cc rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00