mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-23 04:49:15 +00:00
8 lines
169 B
Text
8 lines
169 B
Text
# Test csa_tree with single-bit operands — carry shift edge case
|
|
|
|
read_verilog add_1bit.v
|
|
hierarchy -auto-top
|
|
proc; opt_clean
|
|
equiv_opt csa_tree
|
|
design -load postopt
|
|
|