mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-23 04:49:15 +00:00
7 lines
112 B
Verilog
7 lines
112 B
Verilog
module add_chain_5(
|
|
input [11:0] a, b, c, d, e,
|
|
output [11:0] y
|
|
);
|
|
assign y = a + b + c + d + e;
|
|
endmodule
|
|
|