mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-12 04:31:29 +00:00
Code Activity
yosys/techlibs/microchip
History
Robert O'Callahan b3baba4522
Merge cd370bf6d1 into c2291c10a6
2025-09-10 11:49:17 +02:00
..
arith_map.v add assertions for synth_microchip tests 2024-07-04 15:45:44 -04:00
brams_defs.vh Add missing u sram init (#3) 2024-07-04 16:39:10 -04:00
cells_map.v changes made to filenames + references 2024-07-04 08:53:41 -07:00
cells_sim.v Revisions (#4) 2024-07-08 10:57:16 -04:00
LSRAM.txt changes made to filenames + references 2024-07-04 08:53:41 -07:00
LSRAM_map.v changes made to filenames + references 2024-07-04 08:53:41 -07:00
Makefile.inc pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
microchip_dffopt.cc Update techlibs to avoid bits() 2025-09-01 02:45:57 +00:00
microchip_dsp.cc Update techlibs to avoid bits() 2025-09-01 02:45:57 +00:00
microchip_dsp.pmg pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
microchip_dsp_cascade.pmg pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
microchip_dsp_CREG.pmg pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
polarfire_dsp_map.v changes made to filenames + references 2024-07-04 08:53:41 -07:00
synth_microchip.cc Remove .c_str() from stringf parameters 2025-09-01 23:34:42 +00:00
uSRAM.txt changes made to filenames + references 2024-07-04 08:53:41 -07:00
uSRAM_map.v Add missing u sram init (#3) 2024-07-04 16:39:10 -04:00