3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 21:38:45 +00:00
yosys/examples/cmos/testbench_digital.sh
2016-03-05 08:34:05 +01:00

16 lines
294 B
Bash

#!/bin/bash
# iverlog simulation
echo "Doing Verilog simulation with iverilog"
iverilog -o dsn counter.v counter_tb.v
./dsn -lxt2
gtkwave counter_tb.vcd &
# yosys synthesis
set -ex
../../yosys counter_digital.ys
# requires ngspice with xspice support enabled:
ngspice testbench_digital.sp