3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-15 05:15:45 +00:00
yosys/tests/arch/ecp5
2026-05-22 18:40:01 +02:00
..
add_sub.ys ecp5: loosen tests 2026-05-22 18:40:01 +02:00
adffs.ys
bug1459.ys
bug1598.ys
bug1630.il.gz
bug1630.ys Remove references to ilang 2024-11-05 12:36:31 +13:00
bug1836.mem
bug1836.ys Genericising bug1836.ys 2023-02-21 05:23:16 +13:00
bug2409.ys
bug2731.ys
counter.ys ice40, ecp5, gowin: enable ABC9 by default 2023-11-13 15:28:13 +00:00
dffs.ys
dpram.v
dpram.ys
fsm.ys
generate_mk.py Convert gen-tests shell script to python 2026-04-16 11:00:44 +02:00
latches.ys
latches_abc9.ys
logic.ys
lutram.ys ecp5: loosen tests 2026-05-22 18:40:01 +02:00
macc.v
macc.ys Do not do call equiv_opt when no sim model exists 2019-12-31 18:40:30 -08:00
memories.ys Testing TDP synth mapping 2023-02-21 05:23:15 +13:00
mul.ys
mux.ys Update tests 2023-06-09 14:41:45 +02:00
opt_lut_ins.ys Update opt_lut_ins and stat for analogdevices and remove ecp5 2026-03-06 09:10:36 +01:00
rom.v
rom.ys
shifter.ys Share common tests 2019-10-18 12:19:59 +02:00
tribuf.ys