mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
aff6ad1ce0
This adds support for infering more kinds of flip-flops: - FFs with async set/reset and clock enable - FFs with sync set/reset - FFs with sync set/reset and clock enable Some passes have been moved (and some added) in order for dff2dffs to work correctly. This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop capabilities (though not latch capabilities). Older FPGAs also support having both a set and a reset input, which will be handled at a later data. |
||
|---|---|---|
| .. | ||
| aiger | ||
| arch | ||
| asicworld | ||
| bram | ||
| errors | ||
| fsm | ||
| hana | ||
| liberty | ||
| lut | ||
| memories | ||
| opt | ||
| opt_share | ||
| proc | ||
| realmath | ||
| rpc | ||
| sat | ||
| share | ||
| simple | ||
| simple_abc9 | ||
| smv | ||
| sva | ||
| svinterfaces | ||
| svtypes | ||
| techmap | ||
| tools | ||
| unit | ||
| various | ||
| vloghtb | ||