Emil Jiří Tywoniak a28c0c632b clockgate: support liberty filename globbing		2025-09-24 11:41:51 +02:00
..
aiger
alumacc
arch
asicworld
bind
blif
bram
bugpoint	raise_error: don't rely on module ordering in test	2025-09-16 15:47:16 +02:00
cxxrtl	tests: replace CC and gcc with CXX and g++	2025-09-11 16:50:23 +02:00
errors
fmt	tests: replace CC and gcc with CXX and g++	2025-09-11 16:50:23 +02:00
fsm
functional	read_verilog: add -relativeshare for synthesis reproducibility testing	2025-09-16 15:47:35 +02:00
hana
liberty
lut
memfile
memlib
memories
opt
opt_share
peepopt
proc
realmath
rpc
rtlil	rtlil: remove textual RTLIL reference tests for ease of maintenance	2025-09-19 16:23:26 +02:00
sat	fix(parse): #5234 adjust width of rhs according to lhs	2025-09-16 15:24:23 +02:00
select
share
sim
simple
simple_abc9
smv
sva
svinterfaces
svtypes
techmap	clockgate: support liberty filename globbing	2025-09-24 11:41:51 +02:00
tools	tests: replace CC and gcc with CXX and g++	2025-09-11 16:50:23 +02:00
unit	Make Const::is_*() functions work on packed bits without decaying to vector<State>	2025-09-16 03:17:24 +00:00
various	kernel: Rewrite bufNormalize	2025-09-17 13:56:46 +02:00
verific
verilog	Merge pull request #5332 from YosysHQ/parse_specify-rebased	2025-09-09 21:53:04 +02:00
vloghtb
xprop
.gitignore
gen-tests-makefile.sh