3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-09 15:47:31 +00:00
yosys/tests/liberty/XNOR2X1.lib.verilogsim.ok

6 lines
125 B
Text

module XNOR2X1 (B, A, Y);
input B;
input A;
output Y;
assign Y = (~((B&(~A))|((~B)&A))); // "!(B&!A|!B&A)"
endmodule