3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-17 22:35:37 +00:00
yosys/tests/simple
Clifford Wolf e3ebac44df Add actual wandwor test that is part of "make test"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-05-28 16:42:50 +02:00
..
.gitignore
aes_kexp128.v
always01.v
always02.v
always03.v
arraycells.v
arrays01.v
carryadd.v
constmuldivmod.v
constpower.v
dff_different_styles.v
dff_init.v Add test case from #997 2019-05-07 19:58:04 +02:00
fiedler-cooley.v
forgen01.v
forgen02.v
forloops.v
fsm.v
generate.v
graphtest.v
hierarchy.v
hierdefparam.v
i2c_master_tests.v
localparam_attr.v Added tests for Verilog frontent for attributes on parameters and localparams 2019-05-16 12:53:43 +02:00
loops.v
macros.v
mem2reg.v
mem_arst.v
memory.v
multiplier.v
muxtree.v
omsp_dbg_uart.v
operators.v
param_attr.v Added tests for Verilog frontent for attributes on parameters and localparams 2019-05-16 12:53:43 +02:00
paramods.v
partsel.v
peepopt.v
process.v
realexpr.v
repwhile.v
retime.v
rotate.v
run-test.sh
scopes.v
signedexpr.v
sincos.v
specify.v
subbytes.v
task_func.v
undef_eqx_nex.v
usb_phy_tests.v
values.v
vloghammer.v
wandwor.v Add actual wandwor test that is part of "make test" 2019-05-28 16:42:50 +02:00
wreduce.v
xfirrtl Fix #938 - Crash occurs in case when use write_firrtl command 2019-05-01 13:16:01 -07:00