3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-09 17:31:59 +00:00
yosys/techlibs/common
2025-10-01 10:19:25 -07:00
..
choices
.gitignore
abc9_map.v
abc9_model.v
abc9_unmap.v
adff2dff.v
cellhelp.py
cells.lib
cmp2lcu.v
cmp2lut.v
cmp2softlogic.v
dff2ff.v
gate2lut.v
gen_fine_ffs.py
Makefile.inc
mul2dsp.v
pmux2mux.v
prep.cc
simcells.v
simlib.v added SIMLIB_VERILATOR_COMPAT 2025-10-01 10:19:25 -07:00
smtmap.v
synth.cc
techmap.v techmap: map $alu to $fa instead of relying on extract_fa 2025-09-23 17:05:12 +02:00