| .. |
|
choices
|
Merge pull request #4789 from YosysHQ/emil/sklansky-adder
|
2024-12-03 11:33:13 +01:00 |
|
.gitignore
|
Added first help messages for cell types
|
2015-10-14 16:27:42 +02:00 |
|
abc9_map.v
|
techmap: Add support for [] wildcards in techmap_celltype.
|
2020-08-02 22:46:48 +02:00 |
|
abc9_model.v
|
abc9: fix SCC issues (#2694)
|
2021-03-29 22:01:57 -07:00 |
|
abc9_unmap.v
|
abc9: fix SCC issues (#2694)
|
2021-03-29 22:01:57 -07:00 |
|
adff2dff.v
|
Fix syntax error in adff2dff.v
|
2021-02-24 01:07:34 +01:00 |
|
cellhelp.py
|
cellhelp.py: Cells can have tags
|
2024-10-15 07:35:41 +13:00 |
|
cells.lib
|
Added cells.lib
|
2015-01-16 15:50:42 +01:00 |
|
cmp2lcu.v
|
verilog: significant block scoping improvements
|
2021-01-31 09:42:09 -05:00 |
|
cmp2lut.v
|
verilog: significant block scoping improvements
|
2021-01-31 09:42:09 -05:00 |
|
cmp2softlogic.v
|
techlibs: Add cmp2softlogic.v to common
|
2023-11-13 10:42:12 +01:00 |
|
dff2ff.v
|
Add force_downto and force_upto wire attributes.
|
2020-05-19 01:42:40 +02:00 |
|
gate2lut.v
|
Fix invalid verilog syntax
|
2020-03-14 14:33:44 +01:00 |
|
gen_fine_ffs.py
|
simcells: Apply group tags
|
2024-10-15 07:35:40 +13:00 |
|
Makefile.inc
|
techmap: add a Sklansky option for $lcu mapping
|
2024-12-02 11:34:58 +01:00 |
|
mul2dsp.v
|
Fix files with CRLF line endings
|
2021-06-09 12:16:33 +02:00 |
|
pmux2mux.v
|
Added techlibs/common/pmux2mux.v
|
2014-01-17 20:06:15 +01:00 |
|
prep.cc
|
Remove .c_str() from stringf parameters
|
2025-09-01 23:34:42 +00:00 |
|
simcells.v
|
Docs: Assert cell has group
|
2024-10-15 07:35:40 +13:00 |
|
simlib.v
|
added SIMLIB_VERILATOR_COMPAT
|
2025-10-01 10:19:25 -07:00 |
|
smtmap.v
|
Add smtmap.v describing the smt2 backend's behavior for undef bits
|
2022-10-20 15:48:18 +02:00 |
|
synth.cc
|
read_verilog: add -relativeshare for synthesis reproducibility testing
|
2025-09-16 15:47:35 +02:00 |
|
techmap.v
|
techmap: map $alu to $fa instead of relying on extract_fa
|
2025-09-23 17:05:12 +02:00 |
