3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
yosys/tests/liberty/non-ascii.lib.verilogsim.ok
2025-04-17 00:20:18 +02:00

5 lines
78 B
Text

module buffer (A, Y);
input A;
output Y;
assign Y = A; // "A"
endmodule