mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
5 lines
81 B
Text
5 lines
81 B
Text
read_verilog <<EOT
|
|
module testcase;
|
|
wire [3:0] #1 a = 4'b0000;
|
|
endmodule
|
|
EOT
|