mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 02:15:20 +00:00
Example found in the 2007.03 Liberty Reference Manual that was also found in the wild: input_voltage(CMOS) { vil : 0.3 * VDD ; vih : 0.7 * VDD ; vimin : -0.5 ; vimax : VDD + 0.5 ; } Current implementation just parses the expression but no interpretation is done. |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
proc | ||
sat | ||
techmap | ||
tests |