mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-23 21:09:14 +00:00
9288889e20
Add simulation models, techmap, and dfflegalize rules for Gowin DL-series latch primitives. Latches use the same physical BEL as DFFs with REGMODE set to LATCH. All 12 variants are supported: DL, DLE, DLN, DLNE, DLC, DLCE, DLNC, DLNCE, DLP, DLPE, DLNP, DLNPE. |
||
|---|---|---|
| .. | ||
| adc.v | ||
| arith_map.v | ||
| brams.txt | ||
| brams_map.v | ||
| brams_map_gw5a.v | ||
| cells_latch.v | ||
| cells_map.v | ||
| cells_sim.v | ||
| cells_xtra.py | ||
| cells_xtra_gw1n.v | ||
| cells_xtra_gw2a.v | ||
| cells_xtra_gw5a.v | ||
| dsp_map.v | ||
| lutrams.txt | ||
| lutrams_map.v | ||
| Makefile.inc | ||
| synth_gowin.cc | ||