mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 10:25:19 +00:00
Code Activity
yosys/techlibs
History
Icenowy Zheng 90d00182cf anlogic: implement DRAM initialization 
As the TD tool doesn't accept the DRAM cell to contain unknown values in
the initial value, the initialzation support of DRAM is previously
skipped.

Now add the support by add a new pass to determine unknown values in the
initial value.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
2018-12-20 07:56:15 +08:00
..
achronix Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
anlogic anlogic: implement DRAM initialization 2018-12-20 07:56:15 +08:00
common gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00
coolrunner2 Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
easic Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
ecp5 ecp5: Add 'fake' DCU parameters 2018-11-09 18:25:42 +00:00
gowin Changes in GoWin synth commands and ALU primitive support 2018-12-03 20:08:35 -06:00
greenpak4 Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
ice40 Rename "fine:" label to "map:" in "synth_ice40" 2018-12-16 16:36:19 +01:00
intel Changes in GoWin synth commands and ALU primitive support 2018-12-03 20:08:35 -06:00
sf2 Fix sf2 LUT interface 2018-10-31 15:36:53 +01:00
xilinx Add support for Xilinx PS7 block 2018-11-10 12:45:07 -08:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00