mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 19:35:53 +00:00
66 lines
1.5 KiB
Verilog
66 lines
1.5 KiB
Verilog
`default_nettype none
|
|
|
|
module \$alu (A, B, CI, BI, X, Y, CO);
|
|
|
|
parameter A_SIGNED = 0;
|
|
parameter B_SIGNED = 0;
|
|
parameter A_WIDTH = 1;
|
|
parameter B_WIDTH = 1;
|
|
parameter Y_WIDTH = 1;
|
|
|
|
parameter _TECHMAP_CONSTMSK_CI_ = 0;
|
|
parameter _TECHMAP_CONSTVAL_CI_ = 0;
|
|
|
|
(* force_downto *)
|
|
input [A_WIDTH-1:0] A;
|
|
(* force_downto *)
|
|
input [B_WIDTH-1:0] B;
|
|
input CI, BI;
|
|
(* force_downto *)
|
|
output [Y_WIDTH-1:0] X, Y, CO;
|
|
|
|
(* force_downto *)
|
|
wire [Y_WIDTH-1:0] A_buf, B_buf;
|
|
\$pos #(.A_SIGNED(A_SIGNED), .A_WIDTH(A_WIDTH), .Y_WIDTH(Y_WIDTH)) A_conv (.A(A), .Y(A_buf));
|
|
\$pos #(.A_SIGNED(B_SIGNED), .A_WIDTH(B_WIDTH), .Y_WIDTH(Y_WIDTH)) B_conv (.A(B), .Y(B_buf));
|
|
|
|
(* force_downto *)
|
|
wire [Y_WIDTH-1:0] AA = A_buf;
|
|
(* force_downto *)
|
|
wire [Y_WIDTH-1:0] BB = BI ? ~B_buf : B_buf;
|
|
(* force_downto *)
|
|
wire [Y_WIDTH-1:0] BX = B_buf;
|
|
wire [Y_WIDTH-1:0] BTOADDER;
|
|
wire [Y_WIDTH:0] LE_CARRY;
|
|
|
|
|
|
// Start of carry chain
|
|
generate
|
|
if (_TECHMAP_CONSTMSK_CI_ == 1) begin
|
|
assign LE_CARRY[0] = _TECHMAP_CONSTVAL_CI_;
|
|
end else begin
|
|
|
|
assign LE_CARRY[0] = CI;
|
|
end
|
|
endgenerate
|
|
|
|
// Carry chain
|
|
genvar i;
|
|
generate for (i = 0; i < Y_WIDTH; i = i + 1) begin:slice
|
|
|
|
MISTRAL_ALUT_ARITH #(
|
|
.LUT(16'b1001_0110_1110_1000), // SUM = A xor B xor CI
|
|
// CARRYi+1 = A and B or A and CI or B and CI
|
|
|
|
) le_i (
|
|
.A(AA[i]), .B(BB[i]), .C(1'b1), .D(1'b1),
|
|
.CI(LE_CARRY[i]),
|
|
.SO(Y[i]),
|
|
.CO(LE_CARRY[i+1])
|
|
);
|
|
|
|
end endgenerate
|
|
|
|
assign X = AA ^ BB;
|
|
|
|
endmodule
|