mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
9 lines
146 B
Plaintext
9 lines
146 B
Plaintext
read_verilog -sv implicit_ports.sv
|
|
proc; opt
|
|
|
|
flatten
|
|
select -module named_ports
|
|
|
|
sat -verify -prove alu_result 6
|
|
sat -verify -set-all-undef cout
|