yosys/tests/various/reg_wire_error.ys at 7cfdf4ffa7698fa40aae401c2b8b159a6e37011a - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 12:28:44 +00:00

Udi Finkelstein 80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

2018-06-05 18:00:06 +03:00

2 lines

35 B

Plaintext

Raw Blame History

read_verilog -sv reg_wire_error.sv