yosys/tests/various/reg_wire_error.ys at 6fa1435dc78ecf86629e0ade8a7a18edaf7f58d6 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-09-28 20:29:03 +00:00

Udi Finkelstein 80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

2018-06-05 18:00:06 +03:00

1 line

35 B

Text

Raw Blame History

read_verilog -sv reg_wire_error.sv