mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-11 08:29:34 +00:00
6b6847af51
CC_LUT2 1 (was 2), CC_L2T4 max 15 (was 14) reflect the cell mapping produced after the proc src-location changes. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com> |
||
|---|---|---|
| .. | ||
| aiger | ||
| alumacc | ||
| arch | ||
| arith_tree | ||
| asicworld | ||
| bind | ||
| blif | ||
| bram | ||
| bugpoint | ||
| check_mem | ||
| cxxrtl | ||
| errors | ||
| fmt | ||
| fsm | ||
| functional | ||
| hana | ||
| liberty | ||
| lut | ||
| memfile | ||
| memlib | ||
| memories | ||
| opt | ||
| opt_share | ||
| peepopt | ||
| proc | ||
| pyosys | ||
| realmath | ||
| rpc | ||
| rtlil | ||
| sat | ||
| sdc | ||
| select | ||
| share | ||
| sim | ||
| simple | ||
| simple_abc9 | ||
| smv | ||
| sva | ||
| svinterfaces | ||
| svtypes | ||
| techmap | ||
| tools | ||
| unit | ||
| various | ||
| verific | ||
| verilog | ||
| vloghtb | ||
| write_verilog | ||
| xprop | ||
| .gitignore | ||
| common.mk | ||
| gen_tests_makefile.py | ||
| Makefile | ||
| pass-fuzzing.md | ||