mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
6a0682f5a0
The new pass will contain all of the logic for inserting "passthrough" product term and XOR cells as appropriate for the architecture. For example, this commit fixes connecting an input pin directly to another output pin with no logic in between. |
||
|---|---|---|
| .. | ||
| achronix | ||
| anlogic | ||
| common | ||
| coolrunner2 | ||
| easic | ||
| ecp5 | ||
| efinix | ||
| gowin | ||
| greenpak4 | ||
| ice40 | ||
| intel | ||
| sf2 | ||
| xilinx | ||
| .gitignore | ||