3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-23 20:58:55 +00:00
yosys/tests/simple
2017-04-12 15:11:09 +02:00
..
.gitignore
aes_kexp128.v
always01.v
always02.v
always03.v
arraycells.v Fixed typo in tests/simple/arraycells.v 2017-01-04 12:39:01 +01:00
arrays01.v
carryadd.v
constmuldivmod.v Added opt_expr support for div/mod by power-of-two 2016-05-29 12:17:36 +02:00
constpower.v
dff_different_styles.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
fiedler-cooley.v
forgen01.v
forgen02.v
fsm.v
generate.v
graphtest.v Squelch trailing whitespace 2017-04-12 15:11:09 +02:00
hierarchy.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
hierdefparam.v Added support for hierarchical defparams 2016-11-15 13:35:19 +01:00
i2c_master_tests.v
loops.v Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
macros.v
mem2reg.v Added another mem2reg test case 2016-08-21 13:45:46 +02:00
mem_arst.v
memory.v Fixed bug with memories that do not have a down-to-zero data width 2016-08-22 14:27:46 +02:00
multiplier.v
muxtree.v improvements in muxtree/select_leaves test 2015-01-18 13:24:01 +01:00
omsp_dbg_uart.v Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
operators.v
paramods.v
partsel.v
process.v
realexpr.v
repwhile.v
rotate.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
run-test.sh Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests. 2016-09-22 11:49:29 -06:00
scopes.v Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00
signedexpr.v
sincos.v
subbytes.v
task_func.v More bugfixes in handling of parameters in tasks and functions 2015-11-12 13:02:36 +01:00
undef_eqx_nex.v
usb_phy_tests.v
values.v
vloghammer.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
wreduce.v Improvements in wreduce 2015-10-31 13:39:30 +01:00