This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-07-02 19:08:48 +00:00
Code
Activity
5e8d1922a4
yosys
/
passes
History
Download ZIP
Download TAR.GZ
Clifford Wolf
9ae25039fb
Add support for editline as replacement for readline
2017-11-08 02:55:00 +01:00
..
cmds
Add support for editline as replacement for readline
2017-11-08 02:55:00 +01:00
equiv
fsm
Remove some dead code from fsm_map
2017-08-21 15:02:16 +02:00
hierarchy
memory
opt
Fix memory corruption bug in opt_rmdff
2017-10-26 18:02:15 +02:00
proc
Add src attribute to extra cells generated by proc_dlatch
2017-09-09 10:18:08 +02:00
sat
techmap
Rewrite ABC output to include proper net names in timing report
2017-10-10 13:32:58 +02:00
tests