3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-11 00:22:10 +00:00
yosys/tests
Emil J. Tywoniak 36e91fc48f tests: exclude signorm marker cells from two more cell-count assertions
Same as eb32507cb, for two `t:*` counts it missed. They only differ once
a design can still be in signorm mode when the assertion runs; the
subtraction is a no-op otherwise.

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01MQU5XCqDYY8MbivGkNRrDo
2026-07-21 16:52:45 +02:00
..
aiger
alumacc
arch tests: exclude signorm marker cells from two more cell-count assertions 2026-07-21 16:52:45 +02:00
arith_tree
asicworld
bind
blif
bram
bugpoint
check_mem
cxxrtl
errors
fmt
fsm
functional
hana
liberty
lut
memfile
memlib
memories
opt
opt_share
peepopt
proc
pyosys
realmath
rpc
rtlil
sat
sdc
select
share
sim
simple
simple_abc9
smv
sva
svinterfaces
svtypes
techmap
tools
unit
various tests: exclude signorm marker cells from two more cell-count assertions 2026-07-21 16:52:45 +02:00
verific
verilog
vloghtb
write_verilog
xprop
.gitignore
common.mk
gen_tests_makefile.py
Makefile
pass-fuzzing.md