3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 10:25:19 +00:00
yosys/tests/simple
Maciej Kurc 5739cf5265 Added tests for attributes
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2019-06-03 09:25:20 +02:00
..
.gitignore
aes_kexp128.v
always01.v
always02.v
always03.v
arraycells.v Fixed typo in tests/simple/arraycells.v 2017-01-04 12:39:01 +01:00
arrays01.v
attrib01_module.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib02_port_decl.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib03_parameter.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib04_net_var.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib05_port_conn.v.DISABLED Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib06_operator_suffix.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib07_func_call.v.DISABLED Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib08_mod_inst.v Added tests for attributes 2019-06-03 09:25:20 +02:00
attrib09_case.v Added tests for attributes 2019-06-03 09:25:20 +02:00
carryadd.v
constmuldivmod.v Added opt_expr support for div/mod by power-of-two 2016-05-29 12:17:36 +02:00
constpower.v
dff_different_styles.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
dff_init.v Add test case from #997 2019-05-07 19:58:04 +02:00
fiedler-cooley.v
forgen01.v
forgen02.v
forloops.v Add additional test cases for for-loops 2019-05-01 09:32:07 +02:00
fsm.v
generate.v fix local name resolution in prefix constructs 2019-03-18 20:43:20 -04:00
graphtest.v Squelch trailing whitespace 2017-04-12 15:11:09 +02:00
hierarchy.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
hierdefparam.v Fix handling of defparam for when default_nettype is none 2019-02-24 20:09:41 +01:00
i2c_master_tests.v
localparam_attr.v Added tests for Verilog frontent for attributes on parameters and localparams 2019-05-16 12:53:43 +02:00
loops.v
macros.v
mem2reg.v Add splitcmplxassign test case and silence splitcmplxassign warning 2019-05-01 10:01:54 +02:00
mem_arst.v
memory.v Fixed bug with memories that do not have a down-to-zero data width 2016-08-22 14:27:46 +02:00
multiplier.v
muxtree.v
omsp_dbg_uart.v
operators.v
param_attr.v Added tests for Verilog frontent for attributes on parameters and localparams 2019-05-16 12:53:43 +02:00
paramods.v
partsel.v
peepopt.v Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047 2019-05-28 17:17:56 +02:00
process.v
realexpr.v
repwhile.v
retime.v Add retime test 2019-04-05 16:28:46 -07:00
rotate.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
run-test.sh Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests. 2016-09-22 11:49:29 -06:00
scopes.v
signedexpr.v
sincos.v
specify.v Fix tests/simple/specify.v 2018-03-27 14:34:00 +02:00
subbytes.v
task_func.v Fix handling of task output ports in clocked always blocks, fixes #857 2019-03-07 22:44:37 -08:00
undef_eqx_nex.v
usb_phy_tests.v
values.v
vloghammer.v Another block of spelling fixes 2015-08-14 23:27:05 +02:00
wandwor.v Add actual wandwor test that is part of "make test" 2019-05-28 16:42:50 +02:00
wreduce.v Improvements in wreduce 2015-10-31 13:39:30 +01:00
xfirrtl Fix #938 - Crash occurs in case when use write_firrtl command 2019-05-01 13:16:01 -07:00