This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-10 03:07:14 +00:00
Code
Activity
5998c101a4
yosys
/
techlibs
/
common
History
Clifford Wolf
5998c101a4
Added $sr, $dffsr and $dlatch cell types
2013-10-18 11:56:16 +02:00
..
blackbox.sed
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00
Makefile.inc
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00
simlib.v
Added $sr, $dffsr and $dlatch cell types
2013-10-18 11:56:16 +02:00
stdcells.v
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00
stdcells_sim.v
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00