mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 10:38:47 +00:00
54d43d85e3
Tiny nit, but the description of `RTLIL::Wire` was using MSB and LSB to refer to the least and most significant *bits* of a wire and not Bytes, which should be referred to using LSb and MSb instead |
||
|---|---|---|
| .. | ||
| source | ||
| tests | ||
| util | ||
| .gitignore | ||
| common.mk | ||
| Makefile | ||