3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
yosys/frontends
Rupert Swarbrick 51ed4a7149 Use range-based for loop in AST::process
No functional change: just get rid of the explicit iterator and
replace (*it)-> with child->. It's even the same number of characters,
but is hopefully a little easier to read.
2021-05-13 23:37:27 -04:00
..
aiger Provide an integer implementation of decimal_digits(). 2021-02-01 11:23:44 -08:00
ast Use range-based for loop in AST::process 2021-05-13 23:37:27 -04:00
blif blif: Use library cells' start_offset and upto for wideports. 2021-05-08 15:50:03 +02:00
json Remove duplicates from conns array in JSON front-end, fixes #2736 2021-04-26 16:32:12 +02:00
liberty Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
rpc Fix argument handling in connect_rpc 2020-10-19 13:40:57 +02:00
rtlil Add support for memory writes in processes. 2021-03-08 20:16:29 +01:00
verific Update README 2021-03-04 16:43:30 +01:00
verilog sv: check validity of package end label 2021-05-10 14:37:32 -04:00