mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-24 12:07:53 +00:00
Code Activity
yosys/passes
History
Robert O'Callahan a54a673586 Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 
This does not scale when we run ABC thousands of times in a single AbcPass.
2025-08-01 05:31:51 +00:00
..
cmds bugpoint: Add -suffix option 2025-07-29 11:39:52 +12:00
equiv mark all hash_into methods nodiscard 2025-01-14 12:39:15 +01:00
fsm io: refactor string and file work into new unit 2025-03-19 13:43:42 +01:00
hierarchy Revert "Add groups to command reference" 2025-07-23 14:41:49 +00:00
memory Fix typos in memlib 2025-07-29 15:27:59 -04:00
opt Revert "Add groups to command reference" 2025-07-23 14:41:49 +00:00
pmgen Revert "Add groups to command reference" 2025-07-23 14:41:49 +00:00
proc Proc: Use selections consistently 2025-05-31 12:04:42 +12:00
sat Revert "Add groups to command reference" 2025-07-23 14:41:49 +00:00
techmap Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 2025-08-01 05:31:51 +00:00
tests raise_error.cc: Option for direct to stderr 2025-07-29 11:39:50 +12:00