3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 10:25:19 +00:00
yosys/techlibs/gowin
2019-09-05 13:36:41 +02:00
..
arith_map.v Updating gowin 2019-09-02 17:43:27 -05:00
bram.txt GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
brams_init3.vh GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
brams_map.v GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
cells_map.v add MUX support 2019-09-05 13:36:41 +02:00
cells_sim.v add MUX support 2019-09-05 13:36:41 +02:00
determine_init.cc Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
dram.txt GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
drams_map.v GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
Makefile.inc GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
synth_gowin.cc add MUX support 2019-09-05 13:36:41 +02:00