mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Updating gowin

Browse source
This commit is contained in:
Diego H 2019-09-02 17:43:27 -05:00
parent 98a54353b7
commit 5aa8d7ceeb
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/gowin/arith_map.v
View file

@ -45,7 +45,7 @@ module _80_gw1n_alu(A, B, CI, BI, X, Y, CO);
genvar i;
generate for (i = 0; i < Y_WIDTH; i = i + 1) begin:slice
ALU #(.ALU_MODE(32'b0))
ALU #(.ALU_MODE(0))
alu(.I0(AA[i]),
.I1(BB[i]),
.I3(1'b0),

2
techlibs/gowin/synth_gowin.cc
View file

@ -226,7 +226,7 @@ struct SynthGowinPass : public ScriptPass
if (check_label("vout"))
{
if (!vout_file.empty() || help_mode)
run(stringf("write_verilog -nodec -attr2comment -defparam -renameprefix gen %s",
run(stringf("write_verilog -nohex -decimal -attr2comment -defparam -renameprefix gen %s",
help_mode ? "<file-name>" : vout_file.c_str()));
}
}