3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-06 17:22:15 +00:00
yosys/tests
2025-10-13 18:26:40 +02:00
..
aiger Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
alumacc
arch tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
asicworld Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
bind Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
blif Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
bram
bugpoint raise_error: don't rely on module ordering in test 2025-09-16 15:47:16 +02:00
cxxrtl tests: replace CC and gcc with CXX and g++ 2025-09-11 16:50:23 +02:00
errors
fmt tests: replace CC and gcc with CXX and g++ 2025-09-11 16:50:23 +02:00
fsm tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
functional read_verilog: add -relativeshare for synthesis reproducibility testing 2025-09-16 15:47:35 +02:00
hana Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
liberty libcache: support liberty filename globbing 2025-09-24 11:41:51 +02:00
lut Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
memfile
memlib Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
memories tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
opt Merge pull request #3991 from adrianparvino/alumacc-sign 2025-10-08 13:02:10 +02:00
opt_share tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
peepopt Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
proc Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
pyosys pyosys: fix ref-only classes, implicit conversions 2025-10-03 11:54:44 +03:00
realmath tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
rpc Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
rtlil rtlil: remove textual RTLIL reference tests for ease of maintenance 2025-09-19 16:23:26 +02:00
sat fix(parse): #5234 adjust width of rhs according to lhs 2025-09-16 15:24:23 +02:00
select Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
share tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
sim Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
simple Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
simple_abc9 Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
smv
sva
svinterfaces tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
svtypes tests: remove -seq 1 from sat with -tempinduct where possible 2025-09-08 18:04:32 +02:00
techmap dfflibmap: support liberty filename globbing 2025-09-24 11:41:51 +02:00
tools tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
unit Fix building and running unit tests (#5374) 2025-09-23 17:10:18 +02:00
various tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00
verific verific: Extend -sva-continue-on-err to handle FSM explosion 2025-09-27 21:13:02 +02:00
verilog Merge pull request #5332 from YosysHQ/parse_specify-rebased 2025-09-09 21:53:04 +02:00
vloghtb
xprop
.gitignore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
gen-tests-makefile.sh tests: avoid interleaving lines in test output 2025-10-13 18:26:40 +02:00