mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 09:34:09 +00:00
Add error checking for reg/wire/logic misuse - PR now passes 'make test' (plus a new test) |
||
---|---|---|
.. | ||
ast.cc | ||
ast.h | ||
dpicall.cc | ||
genrtlil.cc | ||
Makefile.inc | ||
simplify.cc |