3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-04 08:16:19 +00:00
yosys/techlibs/ice40
2019-09-25 17:22:04 -07:00
..
tests
.gitignore
abc_hx.box Rename boxes too 2019-08-29 07:03:32 -07:00
abc_hx.lut
abc_lp.box Rename boxes too 2019-08-29 07:03:32 -07:00
abc_lp.lut
abc_u.box Rename boxes too 2019-08-29 07:03:32 -07:00
abc_u.lut
arith_map.v
brams.txt
brams_init.py
brams_map.v
cells_map.v
cells_sim.v Comment out SB_MAC16 arrival time for now, need to handle all its modes 2019-08-28 19:09:29 -07:00
dsp_map.v
ice40_braminit.cc
ice40_ffinit.cc
ice40_ffssr.cc
ice40_opt.cc Do not overwrite LUT param 2019-08-28 18:46:53 -07:00
latches_map.v
Makefile.inc Merge branch 'master' into xc7dsp 2019-08-30 13:57:15 +01:00
synth_ice40.cc Only wreduce on t:$add 2019-09-25 17:22:04 -07:00