mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 10:25:19 +00:00
Of standard yosys cells, xilinx_srl only works on $_DFF_?_ and $_DFFE_?P_, which get upgraded to $_SDFFE_?P?P_ by dfflegalize at the point where xilinx_srl is called for non-abc9. Fix this by running ff_map.v first, resulting in FDRE cells, which are handled correctly. |
||
---|---|---|
.. | ||
anlogic | ||
common | ||
ecp5 | ||
efinix | ||
gowin | ||
ice40 | ||
intel_alm | ||
xilinx | ||
run-test.sh |