This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-25 08:54:37 +00:00
Code
Activity
31d6107521
yosys
/
tests
/
arch
History
Marcelina Kościelnicka
0c6d0d4b5d
satgen: Add support for dffe, sdff, sdffe, sdffce cells.
2020-07-24 03:19:21 +02:00
..
anlogic
anlogic: Use dfflegalize.
2020-07-14 05:02:50 +02:00
common
ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
2020-02-06 16:52:51 +00:00
ecp5
tests: tidy up testcase
2020-06-03 08:41:55 -07:00
efinix
Simplify breaking tests/arch/*/fsm.ys tests
2020-03-20 11:25:17 -07:00
gowin
gowin: Use dfflegalize.
2020-07-06 12:27:46 +02:00
ice40
allow range for mux test
2020-06-01 13:48:19 +02:00
intel_alm
intel_alm: add additional ABC9 timings
2020-07-23 11:57:07 +01:00
xilinx
satgen: Add support for dffe, sdff, sdffe, sdffce cells.
2020-07-24 03:19:21 +02:00
run-test.sh
tests: extend tests/arch/run-tests.sh for defines
2020-03-05 08:08:32 -08:00